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be able to process a video stream at 30fps 
and at VGA resolution of 640×480 pixels 
(R, G, and B colors at 8bits/color/pixel), 
outputting the coordinates of the most sa-
lient pixel. Our current design exceeds that 
speciﬁ cation by processing composite video 
at 720×525 pixels and 30fps. The hardware 
was composed using modular elements that 
implement color-space conversion, Gauss-
ian ﬁ ltering, interpolation, decimation, and 
basic image arithmetic transformations, in 
addition to support for mapping image 
streams to and from an external memory. 
The computation of saliency is performed 
in a series of steps where intermediate 
'maps' of the image are created by series of 
transformations. 
The incoming video stream (see Figure 
1) is ﬁ rst de-interlaced by a write-read oper-
ation through the external synchronous dy-
namic random-access memory (SDRAM). 
The de-interlaced image is then separated 
into its constituent components, which are 
post-processed to compute red-green and 
blue-yellow color opponencies, luminance, 
and orientation-ﬁ ltered streams. Gaussian 
pyramids are generated for the incoming 
streams where each pyramid level is com-
puted by successively low-pass ﬁ ltering and 
subsampling the previous level. We have 
developed an architecture that computes the 
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Selective-visual-attention algorithms have 
been successfully implemented in analog 
VLSI circuits.1 However, in addition to 
the usual issues of analog VLSI—such as 
the need to ﬁ ne-tune a large number of bi-
ases—these implementations lack the spatial 
resolution and pre-processing capabilities 
to be truly useful for image-processing 
applications. Here we take an alternative 
approach and implement a neuro-mimetic 
algorithm for selective visual attention in 
digital hardware.
The overarching aim of this project 
is to demonstrate the feasibility of using 
programmable logic for aiding the de-
velopment and acceleration of image and 
video processing applications in vision. 
Saliency was picked as a design driver for 
this purpose so that the design ﬂ ow could be 
understood and added to the neuromorphic 
engineer’s bag of tricks. The data-intensive 
and computationally challenging nature of 
the human visual attention system makes it 
an interesting algorithm for this study. 
Itti, Koch, and Niebur2 have suggested 
an influential model for saliency-based 
bottom-up visual attention and applied it 
successfully to a variety of visual tasks. The 
model attempts to represent visual attention 
in a computationally-efﬁ cient manner. The 
existing software implementation of this 
model, on a personal 
computer, runs at 
30 frames per sec-
ond (fps) at quarter-
VGA (320×240) 
resolution.3 Field-
programmable gate 
arrays (FPGAs), on 
the other hand, offer 
an elegant solution 
to implementing the 
saliency computa-
tion in hardware, 
taking full advantage 
of the data paral-
lelism available in 
the image process-
ing operations.4 The 
reprogrammable na-
ture of the FPGAs 
provides for a quick, 
cheap platform for 
prototyping and de-
bugging, and greatly 
simplifies develop-
ment.
We wanted to Figure 1: Block diagram of the FPGA saliency implementation.
entire pyramid with a single ﬁ lter kernel by 
time multiplexing the different scales/levels 
of the pyramid and buffering them into a 
single dual-ported memory using a special-
ized, mutually exclusive write addressing 
scheme.
The ﬁ ltered data is then buffered in 
the off-chip SDRAM due to the on-chip 
memory capacity constraints of the FPGA. 
Feature maps are created next by calculat-
ing the difference of chosen pairs of center 
(ﬁ ner) and surround (coarser) spatial scales. 
The latter is ﬁ rst scaled up by stretching it 
to the ﬁ ner scale followed by point-wise 
subtraction of the two streams. Merging 
the different center-surround scales by 
decimating all the streams to a specific 
scale4 and performing point-wise addition 
gives us ‘conspicuity maps’. These are then 
normalized with the global maximum of 
the previous image (as an approximation 
to the global maximum of the current im-
age, for efﬁ ciency). The ﬁ nal saliency map 
is produced by merging the intensity, color, 
and orientation streams, and is processed to 
compute the most salient point. 
The Berkeley development board5—
with its video support, decent-sized Xilinx 
FPGA and generous amount of SDRAM, 
see Figure 2—was used as the platform 
for developing the saliency algorithm. 
A key contribution 
of this research was 
the design of a de-
centralized memory 
controller for map-
ping streams to an 
external memory and 
a modular method 
for plugging in new 
streams. An area- 
and memory-effi-
cient mechanism for 
computing Gaussian 
pyramids was also 
demonstrated. 
Much work con-
cerning the imple-
mentation of the 
entire design stack 
needs to be done 
before more con-
clusive lessons can 
be learned, but we 
hope this project will 
eventually  provide 
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a reusable image-processing core for other 
saliency-based applications that might ben-
Figure 2: Photo of the Berkeley development 
board.
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splitter has N stages; the current at the kth
stage is Im/2
k. 
We have used these bias generators 
in several generations of CMOS process 
technology (1.6µm, 0.8µm, and 0.35µm) 
with no striking differences in performance. 
Here we show a result from a bias genera-
tor with a 20-stage octave splitter built in a 
0.35µm process using the design kit. Figure 
Figure 2: Behavior of the octave splitter.
2 shows the measure output currents of the 
octave splitter biased with a single generated 
master bias current of 10 µA. It is amazingly 
ideal over 20 octaves (six decades) spanning 
strong to weak inversion. A current of 10pA 
is reliably generated from a master current 
of 10µA. For more details of the bias gen-
erator, the design kit, and measurements, 
readers are referred to References 1 and 4.
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eﬁ t from accelerated saliency computation. 
The long-term aim is to put a design ﬂ ow in 
place that reuses off-the-shelf components, 
with saliency being the ﬁ rst of a series of 
basic neuromorphic image-processing 
operators that can be reused. However, far 
more needs to be done to tackle the issues 
of design complexity and development time 
before widespread use of programmable 
logic becomes a reality in this potentially-
rich application area.
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